Podcast explores Thomas Ahle's thermodynamic AI chip and open-source Verilog simulator

Thomas Ahle envisions Normal Computing as the 'Lovable for chip design', with an open-source Verilog simulator written in 43 days. The podcast covers his approach to automating chip design from intent to tape-out using a swarm of agents.